Robert L Pawelski, Age 74Baltimore, MD

5430716, Jul 4, 1995

Jan 15, 1993

8/004820

Robert L. Pawelski - Lisle IL

AT&T Corp. - Murray Hill NJ

H04Q 1104

370 581

To efficiently implement the algorithm for branching each broadcast call as close to the output of a multi-stage switching fabric as possible, the path hunt for a call path is performed by examining the actual contents of control memories that control the switching stages of the switching system, in order to determine whether--and if so, where--the desired call path may be branched from an existing call path inside of the switching system. For efficiency and speed, the examination is performed by monitoring control memory contents being read out for the purpose of controlling the switching stages, and contents of control memories of multiple stages are monitored in parallel using dedicated monitoring hardware. To avoid the need to examine the control memories' contents in order to determine how much of a call path can be torn down without breaking call path segments shared with other existing call paths, separate counts are kept of instances of present use of connections between stages of the switching fabric, which counts are incremented upon creation of any branching paths that use these connections and are decremented upon breaking of any branching paths that use these connections.

5351236, Sep 27, 1994

Oct 20, 1992

7/963976

Robert L. Pawelski - Lisle IL

AT&T Bell Laboratories - Murray Hill NJ

H04Q 1104
H04L 1250

370 581

A time-division multiplex switch (100) switches a hierarchy of data rates. It sets up higher-rate connections not as a plurality of individual lowest-rate connections but as one or more time slots in each one of a plurality of sequential frames (40, 50) that correspond to that higher rate in each superframe (30). A time-slot-interchange switching element (131, 141 ) of the switch utilizes a plurality of physically or logically distinct double-buffered data memories (301, 302, 303) each corresponding to a different one of the superframe and different-size ones of the frames. Reading and writing of each of the data memories' buffers alternates with the corresponding one of the superframe and different-size frames; reading of a data memory's buffer immediately follows writing of that buffer. Information from all incoming time slots is written into each one of the data memories, but only information corresponding to the data rate of an individual data memory's corresponding frame size is read that data memory into outgoing time slots. A control memory (305) maps memory locations of the data memories to output time slots.

5323390, Jun 21, 1994

Oct 20, 1992

7/964537

Robert L. Pawelski - Lisle IL

AT&T Bell Laboratories - Murray Hill NJ

H04L 1254

370 63

A time-division multiplex switch (100) switches a hierarchy of data rates. It sets up higher-rate connections not as a plurality of individual lowest-rate connections but as one or more time slots in each one of a plurality of sequential frames (40,50) that correspond to that higher rate in each superframe (30). A time-slot-interchange switching element (131,141) of the switch utilizes a plurality of physically or logically distinct double-buffered data memories (301,302,303) each corresponding to a different one of the superframe and different-size ones of the frames. Reading and writing of each of the data memories' buffers alternates with the corresponding one of the superframe and different-size frames; reading of a data memory's buffer immediately follows writing of that buffer. Information from all incoming time slots is written into each one of the data memories, but only information corresponding to the data rate of an individual data memory's corresponding frame size is read from that data memory into outgoing time slots. A control memory (305) maps memory locations of the data memories to output time slots.

6307869, Oct 23, 2001

Jul 7, 1998

9/111597

Robert Lee Pawelski - Lisle IL

Lucent Technologies Inc. - Murray Hill NJ

H04J 306

370516

A system and method is provided for generating a sequence of phase signals. One of the sequence of phase signals that is most closely aligned with a data packet is selected. The data packet is phase aligned with the selected one of the sequence of phase signals. The phase alignment of the data packet includes the generation of a clock signal in alignment with one of the sequence of phase signals.

5822386, Oct 13, 1998

Nov 29, 1995

8/564699

Robert Lee Pawelski - Lisle IL

Lucent Technologies Inc. - Murray Hill NJ

H03D 324

375373

A phase recovery circuit consists of a tapped delay line created by a string of inverters where taps are taken at every other inverter. To initialize the circuit, each tap loads a signal sample into a holding register where the holding register consists of a flip-flop connected to each tap. The flip-flops are loaded by the active edges of the system clock such that each flip-flop contains a sample of data at a given point in time. The sample register delivers the data to a processor that periodically creates histograms of the signal to determine the signal transition points between adjacent bits and the number of taps between the transition points that define a bit. Once the transition points are known, the center of the bit to be latched is located and the tap nearest the center of the bit is used to latch the data for delivery to the next downstream location. From the histograms the processor can also determine if the signal is shifting relative to the system clock. If the signal shifts, the processor selects another tap, located nearest the new location of the center of the bit, and latches the data from the new tap.

4716453, Dec 29, 1987

Jun 20, 1985

6/746840

Robert L. Pawelski - Naperville IL

AT&T Bell Laboratories - Murray Hill NJ

H04N 1106

358 13

In a high-quality component video digital transmission system (FIGS. 1 and 2), transmitter DPCM encoders (110-112) and corresponding receiver DPCM decoders (210-212) include respective adaptive quantizers (402-502 and 802-902) in which a set of prediction error-representative values is selected by the predicted value of only the one sample currently being encoded or decoded. At each encoder and decoder, the predicted values are quantized by a quantizer selector (406-506 and 807-907) into groups. One group is selected by the predicted value of the current sample. An adaptive quantizer set is then selected by the selected group. The selected set's prediction error-representative values span a range of error values bounded by the maximum and minimum error values possible for any predicted value of the selecting group. Furthermore, the predicted value of each chrominance sample is forced at each chrominance encoder and decoder by a respective limiter (505, 905) to lie within bounds determined by the correspoding luminance sample value (FIGS. 6 and 7). Improvements in image quality thus obtained permit further transmission rate reduction, by using interleaved subsamplers (107-109).

5329524, Jul 12, 1994

Oct 20, 1992

7/963975

Marianne F. Paker - West Chicago IL
Robert L. Pawelski - Lisle IL
William A. Payne - Glen Ellyn IL

AT&T Bell Laboratories - Murray Hill NJ

H04J 1408

370 581

A time-division multiplexed circuit switch (100) handles different-size time-division multiplex frames (30, 40, 50) in a single, shared, time-space-time switching fabric. Both time slot interchange stages (131,141) and a time-multiplexed space stage (120) of the switching fabric receive a plurality of overlapping different-size frames in each incoming superframe (30) of a succession of superframes and interleave switching of the different-size frames through the switching fabric to create a succession of outgoing superframes each one of which also has a plurality of the time-division-multiplex frames of different-sizes but from a plurality of incoming superframes. Switching of every individual received frame of any size commences as soon as the entire individual frame is received.

5696761, Dec 9, 1997

Aug 31, 1995

8/522216

Richard James Kos - North Riverside IL
Robert Lee Pawelski - Lisle IL

Lucent Technologies Inc - Murray Hill NJ

H04L 522

370386

A high speed time multiplexed switch (TMS) fabric unit for use in a telecommunications system having relatively low speed TMS access links. To receive signals from the low speed access links, the TMS fabric unit of the invention consists of a plurality of programmable multiplexers where each programmable multiplexer is connected to a predetermined number, J, of the access links. Each access link carries M time slots where M is a relatively large number, i. e. 100. The programmable multiplexers put the content of the access links onto two high speed links. The speed of the high speed links is at least J times the speed of the access links such that for each time slot on the access links there is a fixed group of at least J time slots on each high speed link. Each of the two high speed links deliver the signals to at least one high speed TMS fabric where the speed of the high speed links is matched to the reconfiguration rate of the high speed TMS fabric. To transmit signals from the high speed fabric to the low speed access links, the above-described arrangement is essentially duplicated in that two high speed links connect the high speed TMS fabric to programmable demultiplexers.