Ronald L Rockhold, Age 772085 Highway A1A APT 3701, Melbourne, FL 32937

Ronald Rockhold Phones & Addresses

2085 Highway A1A APT 3701, Satellite Bch, FL 32937 (321) 777-0817

Indian Harbour Beach, FL

Keokuk, IA

13125 Troops Trl, Austin, TX 78727 (512) 238-9111

11104 Sheba Cv, Austin, TX 78759 (512) 219-0852

12733 Council Bluff Dr, Austin, TX 78727

West Lafayette, IN

Plantation, FL

Show more

Social networks

Ronald L Rockhold

Linkedin

Mentions for Ronald L Rockhold

Ronald Rockhold resumes & CV records

Resumes

Ronald Rockhold Photo 10

Ronald Rockhold

Publications & IP owners

Us Patents

Method And System In A Distributed Shared-Memory Data Processing System For Determining Utilization Of Shared-Memory Included Within Nodes By A Designated Application

US Patent:
6336170, Jan 1, 2002
Filed:
Oct 13, 1998
Appl. No.:
09/170898
Inventors:
Mark E. Dean - Austin TX
James Michael Magee - Fernandina Beach FL
Ronald Lynn Rockhold - Austin TX
James Van Fleet - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1200
US Classification:
711147
Abstract:
A method and system in a distributed shared-memory data processing system are disclosed having a single operating system being executed simultaneously by a plurality of processors included within a plurality of coupled processing nodes for determining a utilization of each memory location included within a shared-memory included within each of the plurality of nodes by each of the plurality of nodes. The operating system processes a designated application utilizing the plurality of nodes. During the processing, for each of the plurality of nodes, a determination is made of a quantity of times each memory location included within a shared-memory included within each of the plurality of nodes is accessed by each of the plurality of nodes.

Performance Monitoring In A Numa Computer

US Patent:
6349394, Feb 19, 2002
Filed:
Mar 31, 1999
Appl. No.:
09/282626
Inventors:
Bishop Chapman Brock - Austin TX
Eli Chiprout - Austin TX
Elmootazbellah Nabil Elnozahy - Austin TX
David Brian Glasco - Austin TX
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1100
US Classification:
714 47, 709249
Abstract:
A performance monitor for a computer system that includes an interface, a filter module, and an address mapping module. The interface is suitable for coupling to an interconnect network of the computer system. The interconnect network links a local node of the system with at least one remote node of the system. The interface is configured to extract physical address information from a transaction traversing the interconnect network. The filter module associates the physical address with one of several memory blocks, where each memory block comprises a contiguous portion of the systems physical address space. The address mapping module associates the identified memory block with at least one range of virtual addresses associated with at least one of a plurality of concurrently executing programs and increments each of a set of access counters. The association between the selected memory block and the access counters is facilitated by a pointer field corresponding to the memory block.

Interconnected Processing Nodes Configurable As At Least One Non-Uniform Memory Access (Numa) Data Processing System

US Patent:
6421775, Jul 16, 2002
Filed:
Jun 17, 1999
Appl. No.:
09/335301
Inventors:
Bishop Chapman Brock - Austin TX
David Brian Glasco - Austin TX
James Lyle Peterson - Austin TX
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 15177
US Classification:
713 1, 713 2, 712 28, 709100
Abstract:
A data processing system includes a plurality of processing nodes that each contain at least one processor and data storage. The plurality of processing nodes are coupled together by a system interconnect. The data processing system further includes a configuration utility residing in data storage within at least one of the plurality of processing nodes. The configuration utility selectively configures the plurality of processing nodes into either a single non-uniform memory access (NUMA) system or into multiple independent data processing systems through communication via the system interconnect.

Operating System Support For In-Server Caching Of Documents

US Patent:
6442654, Aug 27, 2002
Filed:
Dec 10, 1999
Appl. No.:
09/458406
Inventors:
Bishop Chapman Brock - Austin TX
Eli Chiprout - Austin TX
Elmootazbellah Nabil Elnozahy - Austin TX
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1200
US Classification:
711141, 711130, 711144, 711160
Abstract:
A system and method for providing in-server caching of shared data involves a server program that defines a server cache in RAM of a server machine and stores a selected file in the server cache. If a cached file is modified through the file system interface of the operating system of the server machine, the operating system automatically issues an upcall to the server program, the upcall identifying the modified file. In response to receipt of the upcall, the server program removes the modified file from the server cache. In one embodiment, the server program responds to a client request requiring access to a requested file by obtaining the requested file from the server cache if the server cache contains that file. Otherwise, the server program calls the operating system to obtain the requested file and then adds that file to the server cache as a cached file. The server program then generates a result based on the requested file and transmits the result to the remote data processing system.

System For Dynamically Adjusting Image Quality For Interactive Graphics Applications

US Patent:
6473085, Oct 29, 2002
Filed:
Dec 17, 1999
Appl. No.:
09/465295
Inventors:
Bishop Chapman Brock - Austin TX
Eli Chiprout - Austin TX
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1516
US Classification:
345502, 345418, 709105
Abstract:
A method and system for optimizing image quality while operating an interactive graphics application within a data processing system. First, the image rendering speed for each of the rendering modes available within the interactive graphics application are assessed. Upon initial operation of the interactive graphics system, a default rendering mode is activated. During operation of the interactive graphics application, the processing load imposed on the data processing system is monitored and utilized as a user activity metric. The active rendering mode is updated in accordance with the user activity metric, such that the speed of the selected rendering mode varies inversely with the current processing load.

Scalable Interruptible Queue Locks For Shared-Memory Multiprocessor

US Patent:
6473819, Oct 29, 2002
Filed:
Dec 17, 1999
Appl. No.:
09/465297
Inventors:
Benedict Joseph Jackson - Beaverton OR
Paul Edward McKenney - Beaverton OR
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1200
US Classification:
710200
Abstract:
A method for a computation agent to acquire a queue lock in a multiprocessor system that prevents deadlock between the computation agent and external interrupts. The method provides for the computation agent to join a queue to acquire a lock. Next, upon receiving ownership of the lock, the computation agent raises its priority level to a higher second priority level. In response to a receipt of an external interrupt having a higher priority level occurring before the computation agent has raised its priority level to the second higher priority level, the computation agent relinquishes ownership of the lock. Subsequent to raising its priority level to the second higher priority level, the computation agent determines if it still has ownership of the lock. If the computation agent determines that it has not acquired possession of the lock after raising its priority level, the computation agent rejoins the queue to reacquire the lock. In one embodiment of the present invention, the computation agents priority level is restored to its original, i. e.

Efficient Identification Of Candidate Pages And Dynamic Response In A Numa Computer

US Patent:
6499028, Dec 24, 2002
Filed:
Mar 31, 1999
Appl. No.:
09/282625
Inventors:
Bishop Chapman Brock - Austin TX
Eli Chiprout - Austin TX
Elmootazbellah Nabil Elnozahy - Austin TX
David Brian Glasco - Austin TX
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1700
US Classification:
707 4, 714 47, 709249
Abstract:
A performance monitor configured to count memory transactions and to issue an interrupt to the computer system if the monitor detects a specified number of transactions associated with a particular segment of the physical address space of the system. The monitor includes an interface suitable for coupling to an interconnect network of a computer system and configured to extract physical address information from a transaction traversing the interconnect network, a translation module adapted for associating the extracted physical address with one of a plurality of memory blocks and, in response thereto, incrementing a memory block counter corresponding to the memory block, and an interrupt unit configured to assert an interrupt if the block counter exceeds a predetermined value. The interface unit is configurable to selectively monitor either incoming or outgoing transactions and the translation unit preferably includes a plurality of region filters each comprising one or more of the memory blocks. In the preferred embodiment, the plurality of block counters are implemented with a random access memory device.

Memory Transaction Monitoring System And User Interface

US Patent:
6601149, Jul 29, 2003
Filed:
Dec 14, 1999
Appl. No.:
09/460831
Inventors:
Bishop Chapman Brock - Austin TX
Eli Chiprout - Austin TX
Elmootazbellah Nabil Elnozahy - Austin TX
Ramakrishnan Rajamony - Austin TX
Ronald Lynn Rockhold - Austin TX
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1300
US Classification:
711154
Abstract:
A system for and method of monitoring memory transactions in a data processing system are disclosed. The method includes defining a set of memory transaction attributes with a monitoring system and detecting, on a data processing system connected to the monitoring system, memory transactions that match the defined set of memory transaction attributes. The number of detected memory transactions occurring during a specified duration are then displayed in a graphical format. In one embodiment, the data processing system comprises a non-uniform memory architecture (NUMA) system comprising a set of nodes. In this embodiment, the detected transactions comprise transactions passing through a switch connecting the nodes of the NUMA system. The set of memory transaction attributes may include memory transaction type information, node information, and transaction direction information. The data processing system may operate under a first operating system such as a Unix based system while the monitoring system operates under a second operating system such as a Windows operating system.

NOTICE: You may not use PeopleBackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. PeopleBackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.